[IEEE 1991 Symposium on VLSI Circuits - Oiso, Japan (May 30-June 1, 1991)] 1991 Symposium on VLSI Circuits - An 8.5-ns 112-bit transmission gate adder with a conflict-free bypass circuit
Sato, T.; Sakate, M.; Okada, H.; Sukemura, T.; Goto, G.
- 作者Sato, T.; Sakate, M.; Okada, H.; Sukemura, T.; Goto, G.
- 文件大小169.22KB
- 发表时间1991
- DOI10.1109/vlsic.1991.760100
- 页码105-106