Studies in discomycetes. III
- 作者Jessie S. Bayliss Elliott
- 卷第7卷
- 期第4期
- 印刷ISSN0007-1536
- 文件大小547.59KB
- 发表时间1922
- DOI10.1016/s0007-1536(22)80026-7
On the Redundant Representation of Partial Remainders in Radix-4 SRT DividersAmaricai, Alexandru; Sicoe, Ovidiu; Boncalo, Oana · Journal of Circuits, Systems and Computers · 2017
Memory trade-offs in layered self-corrected min-sum LDPC decodersBoncalo, Oana; Amaricai, Alexandru; Mihancea, Petru Florin; Savin, Valentin · Analog Integrated Circuits and Signal Processing · 2016
[IEEE 2013 NORCHIP - Vilnius, Lithuania (2013.11.11-2013.11.12)] 2013 NORCHIP - SRT radix-2 dividers with (5,4) redundant representation of partial remainderAmaricai, Alexandru; Boncalo, Oana · 2013
Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate ArraysGavriliu, Constantina-Elena; Boncalo, Oana; Amaricai, Alexandru · IET Computers & Digital Techniques · 2014
Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards MitigationBoncalo, Oana; Kolumban-Antal, Gyorgy; Amaricai, Alexandru; Savin, Valentin; Declercq, David · IEEE Transactions on Circuits and Systems I: Regular Papers · 2018
[IEEE 2016 24th Telecommunications Forum (TELFOR) - Belgrade, Serbia (2016.11.22-2016.11.23)] 2016 24th Telecommunications Forum (TELFOR) - Cost effective FPGA implementation for hard decision LDPC decodersAmaricai, Alexandru; Boncalo, Oana · 2016
[IEEE 2015 23rd Telecommunications Forum Telfor (TELFOR) - Belgrade, Serbia (2015.11.24-2015.11.26)] 2015 23rd Telecommunications Forum Telfor (TELFOR) - Memory efficient FPGA implementation for flooded LDPC decoderAmaricai, Alexandru; Boncalo, Oana; Mot, Ioana · 2015
[IEEE 2008 8th IEEE Conference on Nanotechnology (NANO) - Arlington, Texas, USA (2008.08.18-2008.08.21)] 2008 8th IEEE Conference on Nanotechnology - Error-Model Driven Analysis of Quantum Circuits ReliabilityBoncalo, Oana; Udrescu, Mihai; Prodan, Lucian; Vladutiu, Mircea; Amaricai, Alexandru · 2008