The Viennese integrated system for technology CAD applications
- 作者S. Halama; F. Fasching; C. Fischer; H. Kosina; E. Leitner; P. Lindorfer; Ch. Pichler; H. Pimingstorfer; H. Puchner; G. Rieger; G. Schrom; T. Simlinger; M. Stiftinger; H. Stippel; E. Strasser; W. Tuppa; K. Wimmer; S. Selberherr
- 卷第26卷
- 印刷ISSN0026-2692
- 文件大小1724.01KB
- 发表时间1995
- DOI10.1016/0026-2692(95)98918-h
- 页码137-158
同作者推荐
Modeling for bridging faults in nMOS combinational circuitsAsad A. Ismaeel; Rakesh Bhatnagar; Mohammed Khan · 1997
Modeling and testing for stuck faults in BiCMOS combinational circuitsAsad A. Ismaeel; Rakesh Bhatnagar · 1997
Modeling and testing for stuck faults in pseudo nMOS combinational circuitsAsad A. Ismaeel; Rakesh Bhatnagar · 1996
Modeling for stuck faults in cmos non-threshold logic (NTL) combinational circuitsAsad A. Ismaeel; Rakesh Bhatnagar · 1995
Power-constrained testing for bridging and stuck short faults in CMOS combinational circuitsAsad A. Ismaeel; Rakesh Bhatnagar · 1997